Abstract-This paper presents a dual-band impedance transformer for real source and load impedances that is capable of providing matching at two arbitrary frequencies. There are two possible configurations of the proposed technique, and both the configurations are simple and possess flexibility to cater to wide range of impedance environments. A very useful feature of the design is its inherent ability to provide DC isolation. A prototype, which works at 1 GHz and 2 GHz, fabricated using Roger's RO4350B laminate validates the proposed design with a good match between theoretical and experimental results. In addition, a dual-band T-junction power divider is reported to demonstrate the usefulness of the proposed impedance transformer.
INTRODUCTION
Impedance transformers are present in diverse RF and microwave applications irrespective of whether the applications are single-band or multi-band. Impedance transformer operating at two/multifrequencies finds applications in the design of dual-band/multi-band amplifiers, oscillators, mixers, power splitter/combiners, antennas etc. [1] [2] [3] [4] . Three types of matching networks are of interest to the circuit designers:
1. Real impedance to real impedance transformer. 2. Complex impedance to real impedance transformer. 3. Complex impedance to complex impedance transformer.
For example, a real to real impedance transformer is useful in power dividers [5] , a complex to real impedance transformer useful in amplifiers [4] , and a complex to complex impedance transformer useful in multi-stage amplifiers for inter-stage matching [6] .
There have been numerous reports of dual-band matching techniques that cater to the scenarios mentioned above. For example, a transformer for providing match at a frequency and its first harmonic was reported in [7] , Monzon proposed a small dual-frequency transformer to match real source and load impedances [8] , whereas Chebyshev impedance transformer reported in [9, 10] and Pi-section transformer [11] also match real load impedance to real source impedance at two distinct frequencies. Furthermore, there could be a situation when the load impedance is complex as well as frequency-dependent, for instance, the input impedance of transistor while looking into its gate terminal. The design techniques reported in [12] [13] [14] [15] [16] [17] [18] [19] [20] [21] [22] pretty much address this scenario but with some limitations. For example, the technique reported in [12] provides matching between complex loads and real source impedances but does not consider frequency-dependent load. Furthermore, a three section transformer and later a generalized impedance transformer were respectively reported in [14, 15] , but both of these techniques possess very complex design equations. Dual-band transformers using stubloaded transmission line [16] , T-section network [17] , and dual-band line with different characteristic impedances [18] find utility in dual-band power amplifier design. A lumped components based dual-band impedance transformers was also reported [22] , but it had inherent weaknesses as the operating frequency increased [6] . Recently, coupled lines have been utilized in matching complex load impedances to real source impedance [19] [20] [21] 23] . Lastly, very few tri-band/quad-band real to real impedance transformers have also been reported [24, 25] . This paper, for the first time, proposes a real to real impedance transformer capable of operating at two distinct frequencies concurrently with an inherent DC block feature. The proposed design, consisting of two sections, have been analysed to obtain closed form equations which is then simulated, fabricated, and experimentally verified. Subsequently, the usefulness of the proposed impedance transformer is demonstrated through a new dual-band T-junction power divider.
PROPOSED IMPEDANCE TRANSFORMER
The two proposed configurations are depicted in Figure 1 . It can be seen that the only difference between these configurations is in the placement of stub. The design with stub on the load side is named as configuration-I, whereas the design with stub on the source side is named as configuration-II. The analysis of both these configurations is given in subsequent subsections.
Analysis of Configuration-I
The configuration-I is shown in Figure 1 (a). It is apparent that it consists of a parallel coupled line (Section A), and a short or an open stub (Section B). In Section A, Z e is the even-mode impedance, Z o the odd-mode impedance, and θ 1 the electrical length of the coupled line whereas Z 2 and θ 2 are the characteristic impedance and electrical length of the stub. Y in1 denotes the admittance looking into Section A while Y in2 is the admittance looking into Section B. The physical dimensions l (length), w (width) and s (separation between coupled lines) of respective transmission-line segments are also shown in the figure. All electrical lengths are defined at the first frequency, f 1 .
As shown in [23] , the value of Y in1 may be expressed as follows:
(1) where, P and Q are given by (2) and (3) . The factor ρ in the above expressions is the ratio, Z e /Z o . Equations (2) and (3) reveal that since there are only even powers of sin θ 1 and cos θ 1 , the values of P will remain the same if θ 1 is replaced by π − θ 1 . Furthermore, the value of Q will change sign if θ 1 is replaced by π − θ 1 considering that the denominator of Q contains even powers of sinusoids and that numerator has either odd-powers or 2θ 1 terms. With these observations, it can be concluded that
if the value of θ 1 is given by:
where, q is an integer and r the band-ratio,
Section A is designed in such a manner that:
The imaginary part of Y in1 (which is +Q@f 1 and −Q@f 2 ) is cancelled by a dual-band susceptance (Section B) having the following property:
If an open stub is to be used as a dual-band susceptance, the following equations should hold true:
Simplification of (7) yields,
where s is an Integer (8a)
Similarly, for short stub to work as a dual-band susceptance, the following equations need to be satisfied:
Further simplification of (9) results into:
where s is an Integer (10a)
Analysis of Configuration-II
Analysis of this configuration is similar to the previous one with the exception of the following changes. (2) and (3) needs to be replaced by R L . 2. The coupled line is now designed such that
R S in Equations
P = 1/R S(11)
DESIGN PROCEDURE
Design steps for the proposed network are as follows: 1. For given values of r, R L and R S , and assuming an appropriate value of Z o (say, 25 Ω), the value of ρ is calculated with the help of (2), (4) and (5) . A realizable value of ρ lies anywhere between 2 and 4 [25] . Alternatively, assuming a suitable value for ρ, the value of Z o can be determined using the same equations. It is reiterated that P = 1/R L or P = 1/R S needs to be set depending upon whether the configuration-I or the configuration-II is used. Thus, the corresponding value of Z e is ρ * Z o . If the obtained parameters for Section A are not physically realizable, then one needs to chose a different value for ρ and repeat the calculations.
2. Subsequently, the value of Q is evaluated with the help of (3), and using the design procedure of dual-band stubs as described previously, a suitable Section B may be designed. Practically, θ 2 is either greater or less than 90 • . It is to be noticed that the value of integer s depends on the sign of Q. There are four possible cases: (a) The value of Q is positive/negative and open/short stub is to be used in Section B: it follows from (8b)/(10b) that tan θ 2 / cot θ 2 must be negative to ensure a positive value of Z 2 . This implies that the integer s must be chosen such that θ 2 comes out to be greater than 90 • in (8a)/(10a). (b) The value of Q is positive/negative, and short/open stub is to be used in Section B: it follows from (10b)/(8b) that cot θ 2 / tan θ 2 must be positive as well to ensure a positive value of Z 2 . This implies that the integer s must be chosen such that θ 2 comes out to be less than 90 • in (10a)/(8a). Furthermore, the requirement to obtain physically realizable design parameters for stubs also affects the choice of integer s. Lastly, if using open stub as Section B does not yield a physically realizable l 2 and w 2 , then one will try a short stub and vice versa. A design example shall make the procedure more clear. To that end, suppose that R L = 100 Ω is to be matched to R S = 50 Ω at f 1 = 1 GHz and f 2 = 2 GHz which implies r = 2, and thus θ 1 = 60 • from (4) considering q = 0 for compact size. Furthermore, a value of Z o = 25 Ω is assumed. Since P = 0.01 mho from (5), the value of ρ is found from (2) which comes out to be 2.1332, omitting unreasonable values. The value of Q corresponding to ρ = 2.1332 is found to be 0.04639 mho from (3). Next, since the value of Q is positive, s is set as 1 in 8(a) so that θ 2 = 120 • and tan θ 2 becomes negative which ensures a positive value of Z 2 . The value of Z 2 evaluates to 37.34 Ω from (8b). This completes the design. Although Equation (5) along with (2) and (4) can be solved by algebraic means, a plot such as that shown in Figure 2 is very useful for a quick estimate of ρ and Q and for the intuition it may provide. For example, the question whether we can obtain a match if R L = 20 Ω in the above example can be quickly and easily answered with the help of Figure 2 (a) which clearly shows that it is not possible as the plot does not reach P = 1/R L = 0.05 mho.
RESULTS AND DISCUSSIONS
As a very first simulation example, it is shown that Y in1 is complex conjugate at the two frequencies, if θ 1 is given by (4) . To that end, a coupled line with Z e = 75 Ω and Z o = 25 Ω is considered. Design frequencies are assumed to be f 1 = 1 GHz and f 2 = 2 GHz as an example, which corresponds to θ 1 = 60 • . A plot of Y in1 for R S = 50 Ω is shown in Figure 3 . It can be readily observed that the real part is same at the two frequencies (please see the dotted line), and the imaginary part just changes its sign as the frequency goes from f 1 to f 2 (please see the two circles). A series of simulation is done to show the flexibility of the proposed circuits in matching different load and source impedances. It is assumed that during all these simulations the source side impedance (R S ) is 50 Ω.
First, as shown in Table 1 , the configuration-I is considered, and the load and f 1 are kept fixed while the value of f 2 is varied. OC denotes the use of an open circuit stub as Section B, whereas SC denotes the use of a short circuit stub. It is noticed form Table 1 that one cannot go beyond f 2 = 3.3 GHz as the value of required ρ will be greater than 4 which may pose challenges during fabrication. The corresponding return loss plots are shown in Figure 4(a) .
In Table 2 , the design parameters are shown for the case where the load is again fixed, but now f 1 and f 2 are both chosen arbitrarily. Figure 4(b) shows the return loss for this case.
Lastly, in Table 3 , f 1 and f 2 are both held at fixed value f 1 = 1.5 GHz and f 2 = 3 GHz while the load impedance is swept. A good matching can be observed from return loss plots which appear in Figure 4 (c). Again, it may be observed from Table 3 that as the value of the load impedance increases from 40 Ω to 80 Ω, the required value of Z e decreases, and ultimately a situation will come (R L = 100 Ω, for example) where the required ρ will be lesser than 2. Table 2 . Table 3 . Table 2 , (c) Table 3 . Table 4 . Configuration-II, Table 5 . Table 6 . Configuration-II, Table 4 to Table 6 show similar simulations for the configuration-II as done for configuration-I. A comparison of the simulated results for the two configurations reveals that both of them are capable of matching quite a variety of loads at different frequencies. Perhaps, a preference in choice largely depends on the ease of fabrication. A prototype to work at f 1 = 1 GHz and f 2 = 2 GHz is implemented for configuration-I using Roger's RO4350B laminate on 1oz copper cladding to show the practical utility of the proposed design. The load is a 20.5 Ω CRCW series SMD resistor available from Vishay. The prototype is shown in Figure 6 Next, to show the practical utility of configuration-II, a T-junction power divider shown in Figure 7 (a) is considered [5] . Its equivalent circuit looking from port 1 is shown in Figure 7 (b). Since to have equal power division, the paths from port 1 to port 2 and from port 1 to port 3 are the same, the coupled line impedances as well as the impedance of the right-side termination gets halved in Figure 7 (b). The equivalent circuit may readily be recognized as the proposed configuration-II, where the requirement is to match R L = Z 0 /2 to R S = Z 0 , where Z 0 (= 50 Ω) is the port impedance.
Based on this idea, a dual-band T-junction power divider is designed and implemented to work at f 1 = 1 GHz and f 2 = 2.1 GHz. The prototype and corresponding S-parameters are depicted in Figure 8 .
It is observed from the measured result of the divider as well as from simulations depicted in Figure 4 and Figure 5 that depending upon the value of the load impedance or the design frequencies, the out-of-the-band performance may deteriorate in some cases. A remedy to circumvent this issue is to Table 1 showing better out-of-the-band performance.
use a parallel combination of a short and open stub shown in Figure 9 (a), instead of using only either of them. It may be proved in a manner similar to the one discussed in Section 2.1 that the value of Z is given by where, θ has the same expression as that of θ 2 . Using this parallel stub, case 4 of Table 1 is redesigned to illustrate the improvement; the values of Z and θ are found to be 34.56 Ω and 125.58 • , respectively. The simulated return loss is depicted in Figure 9 (b). It is evident that the out-of-the-band performance is much better than previous result shown in Figure 4 (a)/case 4. This solution would however, come at a price of increased layout complexity.
A comparison of the proposed matching network with some popular previously reported designs for real load and source impedances is presented in Table 7 .
CONCLUSION
A dual-band impedance matching network having two possible configurations, with inherent dc blocking property, have been demonstrated. The effectiveness and flexibility of the proposed configurations have been shown through a number of simulation results. A prototype has been built to validate the performance obtained from the proposed technique. A dual-band T-junction power divider has been proposed as an example application of the developed impedance transformer.
